

डिपार्टमेंट ऑफ़ इलेक्ट्रॉनिक्स इंजीनियरिंग DEPARTMENT OF ELECTRONICS ENGINEERING सरदार वल्लभभाई नेशनल इंस्टिट्यूट ऑफ़ टेक्नोलॉजी, सूरत

SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT

क्रमांक: DECE/DST/ / 2024-25 दिनांक:23/04/2024

Recruitment of Project Staff on Purely Contract Basis

Applications are invited on prescribed format for the post of Junior Research Fellow on purely contract basis for one year (may be extended further) for DST, Government of India, New Delhi sponsored project entitled "Design and Development of MEMS-based portable platform with ionselective Self-Assembled Monolayer SAMs for the detection of toxic Heavy Metal Ions HMIs in ground water" at the institute. The application form and the details of all educational qualifications and relevant experience required for various positions are available on Institute website http://www.svnit.ac.in. Duly filled and signed application form along with self-attested scanned B.Tech./ M.Tech. / Ph. D. mark-sheets of all semesters/ Score card of CSIR-UGC NET/GATE exams, relevant experience certificates and necessary documents must be submitted in a single PDF file by email at add@eced.svnit.ac.in to on or before 21st May, 2024. Applications received after said date will be not considered.

Sr.	Post	Qualification	Experience	No. of. Posts	Consolidated
No				/ Duration	Pay
					(Per Month)
1.	JRF	B. E. / B. Tech.	Familiarization with MEMS	1 Post/	Rs. 37,000/-
	(Junior	(Electronics /	Fabrication Tools and processes:	11 months	p.m. + 18%
	Research	Electronics &	Lithography, Sputtering, e-beam		HRA
	Fellow)	Communication) or	evaporation, wafer cleaning, Spin		
		equivalent OR M.E	coating, Atomic force microscopy		
		/ M. Tech* in VLSI	(AFM), Field Emission Scanning		
		Design /	Electron Microscope FESEM/ Energy		
		Microelectronics /	Dispersive X-ray (EDX), Fourier-		
		Microelectronics	transform infrared spectroscopy (FTIR),		
		and VLSI Design or	Raman spectroscopy.		
		equivalent	Software: Clevin, COMSOL		
		Qualified in	Multiphysics (MEMS and Microfluidic		
		National Level	module).		
		eligibility test	Embedded Systems Design		
		CSIR-UGC NET/			
		GATE			

^{*}Aggregate First Class /CGPA 6.5 in B. E. / B. Tech. and / OR M.E / M. Tech.

- 1. Candidate having minimum aggregate First Class/CGPA 6.5 in B.E / B.Tech and/OR M. E. /M.Tech. with qualified in National level eligibility test such as CSIR-UGC NET/GATE ecan only apply.
- 2. The above positions are purely contractual for 11 months and can be extended till project duration based on the performance evaluation every year.
- 3. The last date for receiving applications is 21st May, 2024.
- 4. Institute will not be responsible for any postal delay.
- 5. Applications received after last date will not be considered.
- 6. The list of shortlisted candidates will be displayed on the institute website on 23rd May, 2024.
- 7. Interview/Test for the shortlisted candidates will be held on 27th May, 2024. However, final date/venue of Interview/Tests will be communicated through E-mail.
- 8. An applicant has to ensure the authenticity of information provided in support of experience claimed, other documents and photograph.
- 9. The qualification and experience may be relaxed at any point of time by the Institute for otherwise exceptional candidates.
- 10. No TA/DA will be paid for appearing in the Interview.
- 11. Candidate employed in institute/Industry must produce No-Objection Certificate (NOC) at the time of interview.
- 12. List of selected candidates will be displayed on the institute website within one week after interview held.
- 13. Candidates who got selected may be allowed to enroll for Ph.D. program subject to the fulfillment of eligibility conditions of SVNIT, Surat.



DEPARTMENT OF ELECTRONICS ENGINEERING SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT ICHCHHANATH, SURAT-395007 (GUJARAT)

website: www.svnit.ac.in

APPLICATION FORM

1.	Post applied for							
2.	Name of the Candidate							
1. 2. 3.	Address of the Candidate							Self Attested Photograph
4.	Father's Name							
5.	Date of Birth							
6.	Age as on last date of application			_Years	Months	Days		
7.	Contact No. (Mol	oile)						
8.	Email Id.							
9.	Educational Qua						be attacl	ned)
	Qualification	Subjec	ıbject/Discipline		Board/Institute /University		Year	% of marks/ CGPA obtained (Aggregate)
	10 th or equivalent							
	12 th or equivalent							
	Bachelor Degree							
	Master Degree							
	Ph.D. Master Degree							
	Master Degree Thesis Title							
	Ph.D. Thesis Title							
8.	Relevant Experion sheet duly auther					essary)		
	Organization	Pos Hel		From	То	Pay Draw	yn I	Nature of Duties
9. 10.	Total emolumen Additional inforto mention in suppost, (attached so	mation if pport of y	any, your	which you suitability	would like for the			

Declaration

I hereby declare that the information furnished above is true to the best of my knowledge and belief. If at any time it is found that I have concealed any information or have given any incorrect data, my candidature/appointment, may be cancelled/terminated, without any notice or compensation.

Place:	Signature of the Candidate
Date:	